1.
Kavyashree Raveendranath, Swamy TN. Low-Power Front-End VLSI Design Techniques for Energy-Efficient System-on-Chip Architectures. IJRASHT [Internet]. 2024 Dec. 26 [cited 2026 May 25];1(2):121-6. Available from: https://ijrasht.com/index.php/files/article/view/280