Kavyashree Raveendranath and Swamy TN, “Low-Power Front-End VLSI Design Techniques for Energy-Efficient System-on-Chip Architectures”, IJRASHT, vol. 1, no. 2, pp. 121–126, Dec. 2024, doi: 10.71143/8m6djn93.