[1]
Kavyashree Raveendranath, “Advanced RTL Optimization and Logic Synthesis Strategies for High-Performance VLSI Systems”, IJRASHT, vol. 2, no. 4, pp. 352–358, Dec. 2025, doi: 10.71143/pg6pmm57.