Kavyashree Raveendranath; Swamy TN. Low-Power Front-End VLSI Design Techniques for Energy-Efficient System-on-Chip Architectures. IJRASHT 2024, 1 (2), 121-126. https://doi.org/10.71143/8m6djn93.