(1)
Kavyashree Raveendranath. Advanced RTL Optimization and Logic Synthesis Strategies for High-Performance VLSI Systems. IJRASHT 2025, 2 (4), 352-358. https://doi.org/10.71143/pg6pmm57.